




FIG. 1 (PRIOR ART)


Coprocessor	Compatible Processor	Coprocessor Characteristics
Intel 8087	Intel 8086/8088	5 Mhz, 70 cycles for add & 700 cycles for log
Intel 80287	Intel 80286	12.5 Mhz, 30 cycles for add & 264 cycles for log
Intel 387DX	Intel 386DX	33 Mhz, 12 cycles for add & 210 cycles for log
Intel i486	Intel i486 (same chip)	33 Mhz, 8 cycles for add & 171 cycles for log
Motorola MC68882	Motorola MC68020/68030	40 Mhz, 56 cycles for add & 574 cycles for log
Weitek 3167	Intel 386DX	33 Mhz, 6 cycles for add & 365 cycles for log by software emulation
Weitek 4167	Intel i486	33 Mhz, 2 cycles for add & not available for log


FIG. 2 (PRIOR ART)















FIG. 8 (PRIOR ART)



Operation	Result	Remainder	Execution Time
32-bit/16-bit	32-bit	16-bit	6 tcy
16-bit/16-bit	16-bit	16-bit	4 tcy
16-bit x 16-bit	32-bit	1	4 tcy
32-bit normalize	ı	•	6 tcy
32-bit shift left/right		-	6 tcy

Notes:

1) 1 tcy = 1 microsecond at 12 Mhz Oscillator frequency

2) The maximum shift speed is 6 shifts per machine cycle FIG. 10

(PRIOR ART)

	9	5	4	3	2	1	0
	MDEF MDOV SLR	SLR	SC.4	SC.4 SC.3 SC.2 SC.1	SC.2	SC.1	SC.0
1 3 4 5 3 3 2 1	MDEF = Error flag 1 = Indicates an improperly performed operation. MDEF is set by hardware when an operation is retriggered by a write access before the previous operation has been completed. 0 = Reset value.	arly perform by hardwariggered by revious	ned e a	SLR 1 = S 0 = S CNT4 Shift o When	SLR = Shift Right or Shift Left 1 = Shift Right 0 = Shift Left CNT4,CNT3,CNT2,CNT1,CNT0 Shift Counter When preset with 00000b, normalizing is Selected. When set with values other than 00000b, Shift operation is selected.	ht or Shift CNT1, CNT0 000b, normaliz ith values othe	Left ing is r than 00000b,

FIG. 11 (PRIOR ART)

MDEF = Overflow flag

Exclusively controlled by hardware. MDOV is set by following events:
-division by zero
- multiplication with result greater than 0FFFFh
0 = Reset value.




FIG. 12





FIG. 13



145

(REG_F,REG_E,REG_D,REG_C)
DIVISION =

(REG_B,REG_A)

QUOTIENT = (REG_F, REG_E, REG_D, REG_C)

REMAINDER = (REG_B,REG_A)

MULTIPLICATION = (REG_D,REG_C) X (REG_B,REG_A)
PRODUCT = (REG_D,REG_C,REG_B,REG_A)
REG_F, and REG_E are unused

145

SHIFT LEFT, SHIFT RIGHT & NORMALIZATION (REG_D,REG_C,REG_B,REG_A)
REG_F, and REG_E are unused

145

FIG. 14